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Abstract—This paper proposes the architecture of partial
sum generator for constituent codes based polar code decoder.
Constituent codes based polar code decoder has the advantage
of low latency. However, no purposefully designed partial sum
generator design exists that can yield desired timing for the
decoder. We first derive the mathematical presentation with the
partial sums set βc which is corresponding to each constituent
codes. From this, we concoct a shift-register based partial sum
generator. Next, the overall architecture and design details are
described, and the overhead compared with conventional partial
sum generator is evaluated. Finally, the implementation results
with both ASIC and FPGA technology and relevant discussions
are presented.
I. INTRODUCTION
Recently, polar code [1] has received increasing attentions
because it is the first code which provably achieves the channel
capacity. Its low-complexity encoding and decoding schemes
make it very promising for practical application. There are
three widely known algorithms for polar codes decoding. E.
Arikan in [1] presents a successive cancellation (SC) algorithm
which can successively accomplish decoding with recursive
cancellation. I. Tal [2] makes the SC algorithm more compet-
itive by exploring more paths among the codewords tree; this
method is referred as list successive cancellation (LSC). Also,
N. Hussami et al. in [3] shows that the belief propagation (BP)
can be applied as decoding algorithm.
Although many efforts have been made for BP de-
coder [4], [5] and [6], the BP decoding still suffers from
the problem of high computing complexity. Thus, SC and
LSC attract more studies especially on their hardware archi-
tecture [7] [8] [9] [10] [11] [12]. SC decoding is based on
the feedback, which is also called partial sum, from decoded
codewords. A partial sum generator (PSG) is needed for each
SC decoder. The partial sum needs to be calculated at the same
clock cycle when the codewords are determined. Thus, the
calculation of partial sum is on the critical path of the decoding
and can affect the maximum frequency of the decoder. Some
works have been done for a good PSG design. C. Ler-
oux [7] proposed an indicator function based PSG (IF-PSG).
C. Zhang [8] proposed a PSG with feedback part (FB-PSG). J.
Lin [13] proposed a hybrid PSG for LSC. G. Berhault proposed
a shift-register-based PSG (SR-PSG) [14] [15], which is able
to increase the timing performance and reduce the hardware
complexity. Y. Fan [16] proposed a similar architecture with
SR-PSG however with higher level simplification.
Both SC and LSC suffer from the long latency problem.
The constituent code based decoding has been studied recently
since it is capable of significantly reducing decoding la-
tency [17] [18] [19]. All the aforementioned PSGs are capable
of increasing the timing performance of SC decoder. However,
none of them has considered the constituent codes based
decoding. Since introducing the concept of constituent codes
into decoding processing can significantly reduce the latency,
it is reasonable and necessary to design a constituent-codes-
compatible PSG. In this paper, we propose an efficient PSG
for constituent code based SC decoding, and this is the first
architecture of PSG for constituent code based SC decoder.
First, we derive the mathematical presentation for constituent
based PSG. This derivation is based on the SR-PSG for con-
ventional SC decoder. Next, the overall hardware architecture
and design details are proposed. The timing and hardware
complexity are evaluated as well. Finally, the implementation
result are presented. This architecture is implemented with
both VLSI and FPGA technology. The relevant discussions
are also mentioned as well.
This paper is organized as follows. The relative background
is reviewed in section II. In following, the proposed design
including the mathematical derivation are described in sec-
tion III. After that, the implementation results and reverent
discussions are presented in section IV. Finally, this paper is
concluded in section V.
II. BACKGROUND
A. Polar Code
As introduced by E. Arikan [1], we can construct polar
code by successively performing channel polarization. Fig. 1a
shows an example of the construction of 8-bit polar code.
Mathematically, polar codes are linear block codes of length
n = 2m. The coded codeword x , (x1, x2, · · · , xn) is
computed by x = uG where G = F⊗m, and F⊗m is
the m-th Kronecker power of F =
[
1 0
1 1
]
. Each row of G
is corresponding to an equivalent polarizing channel. For an
(n, k) polar code, k bits that carry source information in u
are called information bits. They are transmitted via the most
k reliable channels. While the rest n − k bits, called frozen
bits, are set to zeros and are placed at the least n− k reliable
channels.
Polar codes can be decoded by recursively applying suc-
cessive cancellation to estimate uˆi from the channel output
yn−10 and the previously estimated bits uˆ
i−1
0 . This method is
referred as successive cancellation (SC) decoding. Actually,
SC decoding can be regarded as a binary tree traversal as
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Fig. 1. (a) Encoder of (8, 4) polar code, (b) Tree presentation of (8, 4) SC
decoder
described in Fig. 1b. The number of bits of one node in stage
m(m = 0, 1, 2...log2n) is equal to 2
m. α stands for the soft
reliability value, typically is log-likelihood ratio (LLR). Each
left and right child nodes can calculate the LLR for current
node via f and g functions, respectively [7]. However, in order
to solve g function, a feedback βl from left child of the same
parent node is needed. This kind of feedback is called partial
sum. At stage 0, β of a frozen node is always zero, and for
information bit its value is calculated by threshold detection
of the soft reliability according to
β = h(α) =
{
0, if α > 0
1, otherwise (1)
At intermediate stages, β can be recursively calculated by
β[i] =
{
βl[i]⊕ βr[i] if i ≤ Nm/2
βr[i−Nm/2] otherwise
(2)
B. Constituent codes based SC decoding
SC decoding generally suffers from the high latency due
to its inherent serial property. The processing of obtaining
the partial sum from each node significantly constrains the
decoding speed. Thus, in order to reduce the latency caused
by partial sum calculation, constituent code based SC decoding
has been proposed [17], [18]. By finding some certain patterns
in the source code, some part of the codeword and their corre-
sponding partial sums can be estimated immediately without
traversal. This method significantly reduces the partial-sum-
constrained latency. N 0, N 1, NSPC and NREP are the four
commonest constituent code.
N 0 and N 1 only contain either frozen bits or information
bits, respectively. For N 0 codes, we can set the corresponding
partial sums to 0 immediately. For N 1 node, the partial sums
can be directly determined via threshold detection Eq. (1).
NSPC and NREP contain both frozen bits and information
bits. In the NSPC codes, only the first bit is frozen. It makes
the length n constituent codes as a rate (n − 1)/n single
parity check (SPC) code. This kind of code can be decoded by
performing parity check with the least reliable bit. Typically
it is the one with the minimum absolute value of LLR. In the
NREP codes, only the last bit is information bit. In this case,
all the corresponding partial sums should be the same since
they all are the reflection of the last information bit. Thus, the
decoding algorithm starts by summing all input LLRs and the
partial sums are calculated by performing the hard detection to
the final summary. Fig. 2 shows an example of how constituent
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Fig. 2. SC decoding tree simplified by constituent codes
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Fig. 3. The architecture of SR-PSG
code can simplify the SC decoding tree. According to T. Che’s
implementation of constituent code based SC decoder [19],
the latency of length n constituent code can be reduced from
2n − 2 to 1, 1, log2n + 1 and log2n for N 0, N 1, NSPC
and NREP codes, respectively. In order to further optimize
the performance constituent codes based decoder, a specific
designed PSG for it is very necessary.
C. Shift-register-based partial sums generator
Among all the aforementioned PSGs design, shift-register-
based PSG (SR-PSG) has a better performance in terms of
both the timing and hardware complexity. For length n polar
code decoder, it consists of n registers and some other simple
combination logic. Along with the estimation of each uˆi, the
registers perform shift calculation and the partial sums can be
obtained from their corresponding register. Its architecture is
illustrated in Fig. 3. This architecture is built according to the
following rule:{
R0 ⇐ uˆi · ci,0
Rk ⇐ Rk−1 ⊕ (uˆi · ci,k), if k > 0
(3)
where · and ⊕ stand for and and exclusive-or operation,
respectively. In Fig. 3, Rk means the kth register, uˆi means
the ith estimated bit. βi,j means the jth partial sum in stage i.
ci,k means the ith row and kth column in the generate matrix
G. The matrix generation unit is able to generate ci,k with
very simple logic. The SC decoder consists of many basic
computation parts called processing unit (PU). Each partial
sum needs to be feed into the corresponding PU. The shift
register based architecture can guarantee that all partial sum
required by a PU are all generated in the same register, which
can avoid any extra routing logic in the circuit.
Such architecture is able to receive the estimated bit and
update the corresponding partial sum by every valid cycle,
which is highly consistent with SC decoding processing.
However, this architecture is not suitable for constituent codes
based SC decoder since some partial sums are obtained directly
instead of calculating from estimated bits. Thus, a PSG for
constituent codes based SC decoder should have the capability
to generate the new partial sums from either the directly got
intermediate partial sums or the estimated bits, and to maintain
the coherence of them.
III. PROPOSED DESIGN
In this section, we first derive the mathematical presenta-
tion of constituent code based partial sum from Eq. (3). Then,
the overall hardware architecture and subsequent design details
are presented.
A. Mathematical Presentation
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Fig. 4. (a) Elements shift in generation matrix, and (b) diagonal cycle-shift
in generation matrix
For a length n constituent code, its corresponding estimated
bits and partial sums are denoted as uˆci−n+1 . . . uˆi
c and
βc0 . . . β
c
n−1, respectively. All the β
c are obtained at the same
time. For those bits that do not belong to any constituent codes,
we still have to calculate their corresponding partial sums
accroding to Eq. (3). Thus, if we still want to keep consistency
between directly calculated intermediate partial sums and the
one-by-one-estimated bits, we need to derive the mathematical
presentation with βc from Eq. (3).
For k > n and k ∈ [a · n, (a+ 1) · n− 1], a = 1, 2, . . .,
according to Eq. (3), we have
Rk = Rk−1 ⊕ (uˆ
c
i · ci,k)
= Rk−2 ⊕ (uˆ
c
i−1 · ci−1,k−1)⊕ (uˆ
c
i · ci,k)
· · ·
= Rk−n⊕
[ uˆci−n+1, · · · , uˆci ]


ci−n+1,k−n+1
...
ci,k



 .
(4)
As we know, ci,k is the element of generation matrix G which
is the Kronecker power of F =
[
1 0
1 1
]
. Combine this property
with our observation on the matrix, we conduct the following
rule which is also noted in Fig. 4a.


ci−n+1,k−n+1
...
ci,k

 =


ci−n+1,(a+1)·n−(k mod n)−1
...
ci,(a+1)·n−(k mod n)−1

 .
(5)
According to the definition of generation matrix and con-
cept of constituent code, when ci,k = 0, the right part of
Eq. (5) is equal to a all zero vector, and when ci,k = 1 the
right part of Eq. (5) is equal to the (n − (k mod n) − 1)th
column in the generation matrix for length n polar code.
According to the definition of partial sum and Eq. (2), we
get
[uˆci−n+1, · · · , uˆ
c
i ] · [ci−n+1,p(k), · · · , ci,p(k)]
T = βp(k) (6)
where p(k) = (n− (k mod n)− 1).
Now we apply the above observation back to Eq (4).
We define the vector Ra = [Ra·n, · · · , Ra·n+n−1] and
ci,a = [ci,a·n, · · · , ci,a·n+n−1] for k ∈ [a · n, (a + 1) ·
n − 1], a = 1, 2, . . .. We also define the vectors uˆc =
[uˆci−n+1, · · · , uˆ
c
i ] and βˆ
c = [βcn−1, . . . , β
c
0]. Then, we have
Ra = [Ra·n, · · · , Ra·n+n−1]
= [R(a−1)·n, · · · , Ra·n−1]⊕
[uˆci−n+1, · · · , uˆci ]


ci−n+1,a·n−n+1 · · · ci−n+1,a·n
...
. . .
...
ci,a·n · · · ci,a·n+n−1




= [R(a−1)·n, · · · , Ra·n−1]⊕
uˆc


ci−n+1,p(a·n) · · · ci−n+1,p(a·n+n−1)
...
. . .
...
ci,p(a·n) · · · ci,p(a·n+n−1)




=
{
0, if ci,a = 0
Ra−1 ⊕ ·βc, if ci,a = 1
(7)
For the consistent with Eq. (3), we rewrite Eq. (7) as
follow:
Ra = Ra−1 ⊕ (β
c&ci,a) (8)
where & stands for the bit-wise and operation.
For 0 6 k < n, similar to Eq. (4), we have
Rk = [uˆ
c
i−k, · · · , uˆ
c
i ] · [ci−k,0, · · · , ci,k]
T (9)
According to the definition of G and constituent codes, we
can conduct that for any length n constituent codes, the first
n columns of its corresponding rows in G should also be a
generation matrix Gn for length n polar code. As described
in Fig. 4b, the diagonal cycle shift is same as each correspond
column, and consider the Gn is a lower triangular matrix, we
get
[ci−n+1,k+1, · · · , ci−k−1,n−1, ci−k,0, · · · , ci,k]
T
= [ci−n+1,n−1−k, · · · , ci,n−1−k]
T
= [0, · · · , 0, ci−k,n−1−k, · · · , ci,n−1−k]
T
(10)
Thus, Eq. (9) can be rewritten as:
Rk = [uˆ
c
i−k+1, · · · , uˆ
c
i ] · [ci−k,0, · · · , ci,k]
T
= [uˆci−n+1, · · · , uˆ
c
i ] · [0, · · · , 0, ci−k,0, · · · , ci,k]
T
= [uˆci−n+1, · · · , uˆ
c
i ] · [ci−n+1,n−1−k, · · · , ci,n−1−k]
T
= βcn−k−1
(11)
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Fig. 5. Overall architecture of SR-CB-PSG
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Fig. 6. (a) PU tree of SC decoder, (b) PUs and their corresponding register,
and (c) architecture of multiplexing network
Thus, combining Eq. (11) and Eq. (8), we derive the mathe-
matical presentation for partial sum of constituent based polar
decoder as follow:
Ra =
{
βc, if a = 0
Ra−1 ⊕ (βc&ci,a), if a > 1.
(12)
B. Proposed architecture
According to Eq (12), the shift-register constituent-code
based partial sum generator (SR-CB-PSG) is proposed as in
Fig. 5. Compared with Fig. 3, there are three differences.
The first difference is the input. For SR-PSG, only current
estimated bit is sent into, which means the input is only from
the PU from stage 0. However, for SR-CB-PSG, the inputs are
from PUs of any stage, depending on the length of constituent
code. Thus, a multiplexing networking is needed to route all
the inputs values to the right registers. The second difference is
the shift function. According to Eq (12), instead of just shifting
by one bit, the shifter should have the capability to shift n-
bit where n is the length of constituent code. According to
the definition of constituent code, n should be the any power
of 2. Thus, A specific design (2m− 1)-bit shifter is proposed.
The control signals for both the muxing networking and shifter
are from the Control Signal Generator(CSG) with simple
logic. The last difference is matrix generation unit. For each
constituent code, its corresponding ci,j should be the ith row
of the generation matrix, where i is the index of the last bit in
the constituent code. Due to the irregularity of the constituent
code, it’s unnecessary to build an online generator for that.
Thus, a pre-calculated ROM is placed. It is a trade-off between
design complexity and hardware resource. It can be replaced
by a re-configurable memory device like RAM for flexibility.
Fig. 6 shows an example of partial sum routing for 8 bit
constituent code based polar code. We can see each register
has specific corresponding PU from each stage. They need
A2 A3 A4 A5 A6A1A00
S0 S1 S2 S3 S4 S5 S6
C1
C2
C3
Fig. 7. An example of (2m − 1) shifter for 16-bit polar code decoder
the multiplexing networking to route the partial sums to the
each right register. For length n polar code, there are log2n
stages in the decoder and n/2 registers in the SR-CB-PSG.
If the multiplexing networking is built from the basic 2-bit
MUX, each register is assigned an identical MUXs networking
made by (log2n − 1) MUXs. All the networkings share the
same control signal. According to its architecture, the control
signals are the direct binary mapping of its stage index. In total,
n/2 · (log2n − 1) MUXs are needed. Since the multiplexer
networking needs to wait each PU finish computing to get the
valid inputs, it is on the critical path of the decoder. Thus,
it causes additional ⌈log2(log2n)⌉ · △(MUX) delay, where
△(MUX) is the delay for a single MUX.
For the (2m−1) shifter, we proposed a barrel-shifter-based
architecture. For length n polar code, m 6 (log2n − 1). The
shifter performs logic right shift. For k < n, where k is
the index of the register and n is the length of the current
constituent code, zeros are added to the left. For k > n, we do
shift. Those behaviors satisfy the first and second in Eq (12).
Fig. 7 shows an example of (2m − 1) shifter for 16-bit
polar code decoder. All the MUXs in the same row can shall
the same control signal. Those signals are generated by a
k to 2k decoder, where k = ⌈log2(log2n)⌉ for length n polar
code. For length n polar code, there are (n/2−1)·(log2n − 1)
MUXs are needed for the shifter. Since the shifter can start
shift data without waiting PU to finish computing, it is not
on the critical path. Thus, it should not deteriorate the timing
performance of the decoder at all.
IV. IMPLEMENTATION RESULTS AND DISCUSSIONS
To the best of our knowledge, the proposed design is the
first PSG design especially design for constituent codes based
SC decoder. Thus, there is no reference design we can directly
compare with. In this section, we list all the results we have
and presents some relevant discussions.
TABLE I. CRITICAL PATH COMPARISON
Critical Path
SR-PSG[14] △(AND) +△(XOR)
Proposed ⌈log(logN)⌉ · △(MUX) +△(AND) +△(XOR)
Table I shows the critical path comparison between pro-
posed PSG and the PSG in [14]. We can tell the delay over-
head comes from the muxing network. Ideally, the maximum
frequency of constituent codes based SC decoder is lower
than that of conventional SC decoder. However, after taking
the latency reduction into account, as shown in Table II,
TABLE II. DECODER LATENCY COMPARISON FOR LENGTH=1024
POLAR CODE
code rate
0.2 0.35 0.5 0.65 0.8
latency of conventional [9] 767
latency of constituent code based 263 298 266 200 160
reduction(%) 65.7 61.1 65.3 73.9 79.1
constituent codes based SC decoder is able to achieve much
higher throughput. The conventional SC decoder is referred
from [9] which is the lowest latency conventional SC decoder
to the best of out knowledge.
Table III shows the resource consumption estimation of
proposed SR-CB-PSG for length n polar code decoder and
the comparison with other two conventional PSG. The most
resource consumption part is the MUX since it used in
both multiplexer networking and shifter. The estimation for
the ROM size is based on the average calculation since the
decoding latency changes along with the code rate.
TABLE III. RESOURCE COMPARISON
proposed [14] [8]
DFF n/2 n (n2 − 4)/12
MUX (n − 1) · (logn− 1) - n− 2
XOR n/2− 1 n− 2 n/2 − 1
AND n/2 n/2 -
ROM(bit) n2/10(average) - -
The proposed design can be targeted on either ASIC or
FPGA. We synthesized both with Nangate FreePDK 45nm
process and on Xilinx Kintex-7 FPGA KC705 Evaluation
board. Table IV shows the hardware resource of SR-CB-PSG
for 1024 code length polar code decoder on both of them.
TABLE IV. HARDWARE RESOURCE OF SR-CB-PSG FOR 1024 CODE
LENGTH POLAR CODE DECODER
XC7K325T-2FFG900C FPGA nangate 45nm
Hardware Resource
slice LUTs slice REGs area
1569(<1%) 512(<1%) 16333µm2
Noticeably, the architecture we discussed in this paper is
based on the consideration for the worst case, which is that the
maximum length of constituent codes could be n/2. However,
for practical application, the maximum length of constituent
is fix for certain code rate and usually cannot approach n/2.
For those case, the logic of both the multiplexer networking
and shifter could be even simpler, which will result in a better
timing and silicon area performance.
V. CONCLUSION
This paper proposed an efficient PSG hardware design for
constituent code based SC decoder. Conventional PSG is not
compatible with the constituent code based SC decoder. This
is because that the conventional one is only capable of taking
estimated bit one by one but the constituent code based decoder
is generated the intermediate partial sum directly. To solve
this problem, we first derive the mathematical presentation for
constituent code based PSG from the SR-PSG for conventional
SC decoder. Then, the overall hardware architecture and design
details are proposed. Finally, the implementation result with
both VLSI and FPGA technology are presented, and the
relevant discussions are carried out.
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